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Abstract 
Clockwise to anti-clockwise hysteresis crossover in current-voltage transfer 
characteristics of field effect transistors (FETs) with graphene and MoS2 channels holds 
significant promise for non-volatile memory applications. However such crossovers 
have been shown to manifest only at high temperature. In this work, for the first time, 
we demonstrate room temperature hysteresis crossover in few-layer MoS2 FETs by 
using a gate-drain underlap design to induce a differential response from traps at the 
MoS2-HfO2 channel-gate dielectric interface to applied gate bias. The appearance of 
interface trap-driven anti-clockwise hysteresis at high gate voltages in underlap FETs 
can be unambiguously attributed to the presence of an underlap since transistors with 
and without the underlap region were fabricated on the same MoS2 channel flake. The 
underlap design also enables room temperature tuning of the anti-clockwise hysteresis 
window (by 140×) as well as the crossover gate voltage (by 2.6×) with applied drain bias 
and underlap length. Comprehensive measurements of the transfer curves in ambient 
and vacuum conditions at varying sweep rates and temperatures (RT, 45  ͦC and 65  ͦC) 
help segregate the quantitative contributions of adsorbates, interface traps, and bulk 
HfO2 traps to the clockwise and anti-clockwise hysteresis. 
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Introduction 
Recently, van der Waals (vdW) materials have attracted extensive research interest due to 
excellent electronic, optical and mechanical properties arising from their two-dimensional 
(2D) and layered nature. Graphene, the first 2D material discovered in 2004, suffers from a 
lack of bandgap, making semiconducting transition metal dichalcogenides (TMDs) with a 
bandgap1–3 more promising for electronic applications. Among the TMDs, MoS2 with a direct 
bandgap of 1.9 eV in monolayer form and an indirect bandgap of ∼1.2 eV in bulk has emerged 
as a popular choice.4,5 Large electron mobilities, high on-current/off-current (ION/IOFF) ratios 
and low off-currents have been demonstrated on ultra-thin MoS2 based field effect 
transistors (FETs).6 In addition, MoS2 based devices have been employed in gas/chemical 
sensing, neuromorphic, memory, optoelectronic and RF switching based applications.7–19 
Instability20–22 and hysteresis23–27 in the threshold voltage (VT) of MoS2 transistors are 
serious bottlenecks in their use for various applications. Although VT hysteresis is a concern 
for most applications, a few studies have shown how it can be positively harnessed for 
thermally-assisted memories. Specifically, hysteresis crossover (anti-clockwise (ACW) to 
clockwise (CW) in a given gate voltage double sweep at high temperature) and hysteresis 
inversion (CW for room temperature gate voltage double sweep to ACW for higher 
temperature gate voltage double sweep) have been demonstrated. However, such behaviour 
in hysteresis characteristics has been obtained at temperatures >350 K for MoS2 transistors 
hysteresis crossover at ∼400 K for a monolayer MoS2 FET17 and hysteresis inversion at >350 
K for bulk MoS2 FETs.18 Besides low temperature behavior, electrical tunability of hysteresis 
crossover has not been demonstrated yet. Further, multiple sources for VT hysteresis24–27 
reported in previous studies include traps introduced by adsorbates28,29 (ambient water and 
oxygen molecules), interface traps at the MoS2-gate dielectric interface30–34 and traps near 
the gate metal-gate dielectric interface.17 The contribution of each type of trap to VT shift and 
hysteresis varies with the device structure, ambient conditions, measurement temperature, 
applied gate voltage and its sweep rate and direction. A systematic delineation and 
quantitative estimate of these contributions are essential for addressing them. 
This work demonstrates electrically tunable room temperature (RT) hysteresis crossover 
(from CW at lower gate voltages to ACW at higher gate voltages) as well as quantitative 
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contributions of various kinds of traps, viz. adsorbates, channel-gate dielectric interface traps 
and traps in the gate dielectric, through comprehensive electrical measurements with 
varying temperature and ambient conditions in a gate underlap few-layer MoS2 FET. 
Fabrication and characterization of fixed channel length (3 µm), gate overlap and underlap 
(200 nm) FETs on the same MoS2 flake, to circumvent flake-to-flake variability, shows the 
emergence of CW-to ACW hysteresis crossover at RT with the gate underlap. Primarily, this 
gate-drain underlap engineers a differential response from channel-gate dielectric interface 
traps in the overlap and underlap gate regions, of the same transistor and at the same gate 
voltage, through a dual- the direct (overlap) and the fringing (underlap)- gate capacitance 
effect. A gate underlap MoS2 FET design can hence enable RT memory applications. The 
crossover (CW to-ACW) gate voltage can be tuned with drain voltage as well as the underlap 
length, and is mediated by traps at the MoS2/HfO2 interface in the underlap region. A 2.6× 
variation in crossover gate voltage and 140× modulation of the anticlockwise hysteresis 
window for drain bias ranging from 0.1-0.4 V can enable tunability of read and write memory 
parameters.17,18 Analysis of the hysteresis widths, relative VT shifts and subthreshold slopes 
(SS) of the two transistors under ambient and vacuum conditions and with varying 
temperature (RT, 45  ͦC and 65  ͦC) helps extract the densities of adsorbates, traps at the 
MoS2/HfO2 interface and traps in the HfO2 dielectric. 
 
Results and discussion 
Figure 1a shows a 3D schematic of the bottom gate underlap and overlap MoS2 FETs used in 
this work. The gates were first patterned on an Si/SiO2 substrate using electron beam 
lithography (EBL) and metal deposition (Cr/Au ∼ 10/80 nm). This was followed by gate 
dielectric deposition (16 nm HfO2) using atomic layer deposition (ALD) at 200  ͦC. MoS2 flakes 
were mechanically exfoliated from an MoS2 crystal onto a polydimethylsiloxane (PDMS) 
stamp and a few-layer flake was transferred onto the patterned gates using a dry transfer 
process. Thickness of the MoS2 flake was measured to be ∼7 nm (10 layers) using atomic 
force microscopy (AFM), as shown in Fig. 1b. Further, source/drain contacts were formed 
using EBL and metal deposition (Cr/Au ∼ 10/80 nm) ensuring a gate-drain separation of 200 
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Figure 1: (a) 3D schematic of underlap and overlap FETs with MoS2 as the channel material 
and HfO2 as the bottom gate dielectric. (b) AFM scan confirms a 7 nm thick (∼10 layers) MoS2 
flake. (c) Optical microscope image of the devices with gates (G1 and G2) at the bottom and 
source/drain contacts (D1, S1 and D2, S2) on the top. G1, D1 and S1 form the overlap device and 
G2, D2 and S2 form the underlap device. (d) SEM images showing both overlap and underlap 
FETs in (i) with a 200 nm underlap separation between D2 and G2, enlarged and shown in (ii). 
nm (0 nm) in the underlap (overlap) FET. Finally, the HfO2 layer over the gate contact pads 
was etched using buffered HF (BHF) solution. Optical micrograph of the FETs is shown in Fig. 
1c, where multiples devices were made on the same MoS2 flake with varying gate underlap 
lengths, keeping the channel length constant (3 µm) for all FETs. However, the data discussed 
in this work was primarily measured on two FETs- gate G1, drain D1 and source S1 of the 
overlap device (gate length=channel length= 3 µm) and gate G2, drain D2 and source S2 of the 
underlap FET (gate length= 2.8 µm, channel length= 3 µm). Figure 1d(i) shows a scanning 
electron microscope (SEM) image of both the overlap and the underlap devices. Figure 1d(ii) 
shows the magnified SEM image of the region between D2 and G2 indicating an underlap of 
∼200 nm. 
Figure 2a shows the double sweep (forward sweep, FS and reverse sweep, RS) transfer 
characteristics (ID-VG) of the underlap as well as the overlap device for an applied drain 
voltage (VD) of 0.2 V at RT in ambient conditions. Overlap FET demonstrates clockwise hyste- 
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Figure 2: (a) ID-VG transfer characteristics at VD = 0.2 V for the underlap and overlap devices 
at RT in ambient. The overlap device shows only clockwise hysteresis whereas the underlap 
device shows clockwise hysteresis at lower VG that crosses over to anti-clockwise hysteresis 
at higher VG. FS and RS represent forward and reverse sweep, respectively. ID-VG of the (b) 
overlap and (c) underlap FETs for varying VD with their respective 2D schematics. The inset 
in (b) shows ∆VT staying nearly constant with varying drain voltage whereas the inset of (c) 
shows both ∆VT and ∆ID/ID,FS (extracted at VG = 2 V) for varying drain voltage. ∆VT being 
constant for both devices indicates VD-independent clockwise hysteresis. (d) Crossover 
voltage (VGC) versus drain voltage for underlap FET. Inset shows the transfer characteristics 
for varying underlap length (0, 200 and 700 nm). The crossover point is absent in the overlap 
device (D1-S1) and VGC increases with increasing underlap length (D2-S2, LU ∼200 nm and D3-
S3, LU ∼700 nm). 
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resis for the entire VG range whereas clockwise hysteresis at low VG crosses over to anti-
clockwise hysteresis at high VG for the underlap FET. Figure 2b shows that clockwise 
hysteresis in the overlap device is seen for a wide range of VD as it is varied from 0.1 V to 0.7 
V. Figure 2c shows the transfer characteristics for the underlap device with varying VD (0.1 
to 0.7 V).  ∆VT , calculated as the difference between RS (VG from +3 to -2 V) and FS (VG from 
-2 to +3 V) threshold voltages (VT) at a constant current of ∼1e-7 A, shows almost no 
dependency on drain voltage and hence, the clockwise hysteresis is similar for both devices, 
as shown in the insets of Fig. 2b and 2c for the overlap and underlap FETs, respectively. 
However, to describe the effect of VD on anti-clockwise hysteresis for the underlap device, 
two parameters have been defined: firstly, VGC, the VG at which clockwise hysteresis crosses 
over to anti-clockwise hysteresis for given VD, and secondly, ∆ID/ID,FS, the difference in 
current (∆ID) between the RS and FS drain currents (ID,RS and ID,FS respectively) normalised 
to the FS drain current at a constant VG (>VGC). As shown in the inset of Fig. 2c, ∆ID/ID,FS 
(extracted at VG = 2 V) reduces by 140× as VD is increased from 0.1-0.4 V indicating a 
reduction in anti-clockwise hysteresis for a given gate voltage. This is also supported by a 
3.64× (2.6×) increase in VGC with VD increasing from 0.1-0.7 V (0.1-0.4 V), as shown in Fig. 
2d. Inset of Fig. 2d shows that VGC increases, anti-clockwise hysteresis decreases and the gate 
control (ION/IOFF) worsens when the underlap length (LU) is increased from 200 to 700 nm. 
Clockwise hysteresis present in the underlap and overlap FETs can be explained by 
MoS2/HfO2 interface traps and adsorbate mediated mechanisms.28,29,31,33 However, 
hysteresis crossover (CW to ACW), present only in the underlap device, is primarily due to 
the action of MoS2/HfO2 interface traps. For the n-channel MoS2 overlap device, electron 
trapping at the MoS2/HfO2 interface, and at adsorbate sites, is suppressed at large negative 
VG (start of FS). Hence, VT for FS is lower as compared to RS wherein a large positive VG at the 
start of the sweep aids electron capture at the MoS2/HfO2 interface31,33 and by adsorbates28,29 
thereby increasing its VT . This results in positive ∆VT and clockwise hysteresis. However, the 
behavior of interface traps is different for an underlap device, especially for those in the 
underlap region without the gate. To understand the difference, electron energy band 
diagrams are shown (Figures 3b-e) in the gate-HfO2-MoS2 direction along two cutlines: (1) in 
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Figure 3: (a) Linear and log ID-VG data at VD = 0.4 V for the underlap FET. Solid and dashed 
lines correspond to the forward and reverse sweeps, respectively. The 2D schematics and 
energy band diagrams along cutlines 1 and 2 [shown in (b)-(e)] depict the effect of gate 
voltage on traps at the MoS2/HfO2 interface (cross symbols) in the underlap device at (b) 
point 1, (c) point 2, (d) point 3 and (e) point 4 of the ID-VG data in (a). VG represents the 
effective gate voltage experienced by the underlap channel and electrons are represented by 
red dots. 
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the no underlap region (2) in the underlap region for four points on the ID-VG (VD = 0.4 V, RT) 
data (Figure 3a) of the underlap FET. The fringing gate electric field experienced  by the 
underlap region of the channel results in a lower effective gate voltage (V’G < VG) for the 
ungated channel (along cutline 2). At point 1, during FS, traps at the MoS2/HfO2 interface are 
unoccupied at low (negative) VG since the gate electric field direction is from MoS2 towards 
the gate. This results in a low VT. The band diagrams (Figure 3b) will be similar along the two 
cutlines with only a small difference in the extent of band bending- it will be slightly lower 
along cutline 2. As VG is increased to a higher positive value (point 2) during FS, the electric 
field direction reverses and electrons that are now attracted towards the MoS2/HfO2 
interface get captured by the traps. Electron accumulation will be higher in the no underlap 
part of the channel with direct gate control. Hence, the Fermi energy (EF ) will be closer to 
the conduction band (EC) along cutline 1 leading to higher trap occupancy compared to the 
underlap channel along cutline 2. The band diagrams for point 2 are illustrated in Figure 3c. 
During RS, the electrons get de-trapped as VG is reduced to point 3 from +3 V. However, 
the de-trapping is more for the underlap channel along cutline 2 compared to cutline 1 due 
to the difference in gate fields. These de-trapped electrons counter the reduction in ID due to 
reduction in VG, unlike the overlap device during reverse sweep and hence, the RS current 
(at point 3) is higher than the FS current (at point 2) giving rise to anti-clockwise hysteresis. 
As most of the traps near the underlap channel along cutline 2 de-trap with a further 
reduction in VG (point 4), a reduction in current is observed such that it is now similar to the 
overlap FET at the same RS VG (see Figure 2a), and the device’s hysteresis changes from 
anticlockwise to clockwise (shown in Fig 3a). Figure 3d shows the band diagrams 
corresponding to point 3, where the MoS2 EF corresponding to the underlap channel along 
cutline 2 is lower than along cutline 1 and hence, the occupied trap density is lower. When 
VG is reduced to point 4, the current is lower compared to point 1. This is due to higher 
threshold voltage during RS as there are still a few electrons trapped at the interface 
compared to FS.28 It should also be noted that the occupancy of underlap interface traps, and 
hence VGC and anticlockwise hysteresis, can be significantly modulated by VD. As VD is 
increased, the lateral drain electric field increases and prevents trapping of electrons at the 
underlap MoS2/HfO2 interface along cutline 2. This leads to a reduction in the anti-clockwise 
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hysteresis window and a shift in crossover point (VGC) to higher gate voltages (shown in 
Figure 2d). 
        To further investigate and quantify the trapping mechanisms in the MoS2 FETs, 
measurements were carried out under vacuum and in ambient conditions at different VG 
sweep rates. Figures 4a-c show the transfer characteristics (log and linear plots of ID-VG) at 
VD = 0.5 V for the overlap and the underlap device in vacuum, and the overlap device in 
ambient conditions, respectively, for five different sweep rates. The appearance (absence) of 
clockwise hysteresis in ambient (vacuum) indicates that it is induced primarily by 
adsorbates.28,29 For large negative VG, adsorbates such as water and oxygen are repelled from 
the surface leading to electron release into the MoS2 channel resulting in a low threshold 
voltage. However, for large positive VG, these molecules are attracted towards the MoS2 
surface leading to electron capture from the channel. This increases the threshold voltage 
giving rise to clockwise hysteresis.29 The clockwise hysteresis reduces with increasing sweep 
rate,28,35–38 since it is limited by the trapping and de-trapping time constants of adsorbates. 
Therefore, the effective adsorbate trap density also reduces (shown in the inset of Fig. 4c), 
when estimated using:37 
𝛥𝑉𝑇
𝑎𝑚𝑏𝑖𝑒𝑛𝑡 −  𝛥𝑉𝑇
𝑣𝑎𝑐𝑢𝑢𝑚 =  
𝑞𝑁𝑎𝑑𝑠𝑜𝑟𝑏𝑎𝑡𝑒𝑠
𝐶𝑜𝑥
                                                (1) 
where ∆V𝑇
𝑎𝑚𝑏𝑖𝑒𝑛𝑡
 (∆ V𝑇
𝑣𝑎𝑐𝑢𝑢𝑚
 ) is the hysteresis width of the overlap device measured in 
ambient (vacuum) conditions at room temperature, q is unit electronic charge, Nadsorbates is 
the effective density of adsorbate traps (number/cm2) and C𝑜𝑥  (=𝜀0𝜀𝑟/𝑑, where 𝜀0 is absolute 
permittivity, 𝜀𝑟  is the relative permittivity of HfO2 and d is the thickness of HfO2) is 
capacitance per unit area for the overlap device (1.39 µF/cm2). It should be noted that the 
effective extracted adsorbate trap density for the underlap device is lower compared to the 
overlap device irrespective of sweep rate. The estimation of adsorbate trap density from the 
clockwise hysteresis widths of the overlap device under vacuum and in ambient indicates 
that the contribution of interface traps to clockwise hysteresis is relatively small. However, 
adsorbate traps cannot explain the hysteresis crossover in ambient and anti-clockwise 
hysteresis under vacuum in underlap devices as shown in Supporting Information S1 and 
Fig. 4b respectively. Unlike the reduction of clockwise hysteresis in ambient due to lower 
effective adsorbate trap density at higher sweep rates, the ambient anti-clockwise hysteresis 
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Figure 4: Transfer characteristics (linear and log plots) at VD = 0.5 V for the (a) overlap and 
(b) underlap FETs in vacuum, and for the (c) overlap FET in ambient conditions for varying 
VG sweep rates at room temperature. The difference in hysteresis for both devices in vacuum 
and ambient conditions arises due to adsorbates giving rise to significant clockwise 
hysteresis in ambient conditions, which is absent when the devices are measured under 
vacuum. The inset in (c) shows the effective adsorbate trap density as a function of sweep 
rate for the overlap and underlap FETs. The presence of anti-clockwise hysteresis in the 
underlap FET even in vacuum reinforces the role of interface traps in its mechanism. (d) VGC 
and ∆ID/ID,FS (extracted at VG = 2.5 V) for the underlap FET with varying sweep rates in 
ambient conditions. 
 
in the underlap FET, indicated by ∆ID/ID,FS (shown in Fig. 4d), increases first at slower sweep 
rates before reducing at higher sweep rates. VGC decreases and then saturates with increasing 
sweep rate. These trends can be qualitatively explained by the combined effect of adsorbates 
and interface traps. At low sweep rates, the effect of adsorbates (CW hysteresis) dominates 
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over interface trap induced ACW hysteresis, resulting in a large VGC or low ∆ID/ID,FS. As the 
sweep rates increase, the effective adsorbate trap density (CW hysteresis) reduces, as shown 
in the inset of Fig. 4c, leading to larger ACW hysteresis, and therefore a peak in ∆ID/ID,FS. With 
a further increase in sweep rate, the limited trapping and de-trapping time constants of the 
interface traps lead to a reduction in ACW hysteresis and hence, ∆ID/ID,FS reduces and VGC 
saturates. 
Subthreshold characteristics of the FETs were also analyzed to extract the MoS2/HfO2 
interface trap density that is responsible for the hysteresis crossover and anti-clockwise hys- 
teresis in the underlap devices. The subthreshold current is given by,39,40 
𝐼𝐷 = 𝐼0𝑒
(
𝑞𝑉𝐺𝑆
𝑛𝑘𝑇
) [1 − 𝑒(
−𝑞𝑚𝑉𝐷𝑆
𝑛𝑘𝑇
)] = 𝐼𝑀 [1 − 𝑒
(
−𝑞𝑚𝑉𝐷𝑆
𝑛𝑘𝑇
)]                                                            (2) 
where I0 is the characteristic current that defines the current leaking through the channel, 
VGS and VDS are the gate-to-source and drain-to-source voltages respectively, same as VG and 
VD with source being grounded, k is Boltzmann’s constant and T is the temperature. Plots of 
-ln[1-(ID/IM)] vs VDS (shown in Supporting Information S2a and S2b for the overlap and 
underlap devices respectively) and subthreshold slope for both devices in ambient and 
vacuum conditions (shown in Supporting Information S2c) have been used to extract the 
values of m/n and n respectively. The detailed extraction method39,40 has been described in 
Supporting Information S2. Table 1 summarizes the values of subthreshold slope, n, m/n and 
m for both devices at room temperature and a sweep rate of 0.625 V/sec. 
Table 1: Summary of subthreshold parameters for overlap and underlap FETs at room 
temperature. 
Parameter Overlap FET Underlap FET 
Subthreshold Slope (mV/dec) 593 593 
n 9.92 9.92 
m/n 0.117 0.124 
m 1.16 1.23 
 
CD=(m-1)Cox (refer Supporting Information S2) gives a maximum depletion capacitance (CD) 
of 0.22 µF/cm2 for the overlap device. CD value for the underlap device is the same since both 
devices were fabricated on the same MoS2 flake. This results in an oxide capacitance of 0.97 
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µF/cm2 for the underlap device, which is lower than 1.39 µF/cm2 of the overlap device. Lower 
net oxide capacitance in the underlap device is due to the lower, fringing gate capacitance in 
the underlap region. Based on these oxide capacitances, the effective interface trap densities 
for the overlap and the underlap device have been calculated as 7.62×1013 /cm2-eV and 
5.29×1013 /cm2-eV respectively. The number of traps underneath the gates in the overlap 
and underlap devices will be significantly different, although the total number of interface 
traps will be nearly the same for both the devices with the MoS2/HfO2 interface being present 
throughout the channel length. The difference in effective interface trap densities is similar 
to the difference observed for the effective adsorbate trap densities due to the lower fringing 
gate capacitance of the underlap region. In fact, the ratios of effective adsorbate and interface 
trap densities are nearly the same- ∼0.6 for adsorbates and ∼0.7 for the interface traps at a 
sweep rate of 0.625 V/sec, for the two FETs. 
Based on the interface trap and adsorbate mediated hysteresis mechanisms discussed 
above, the difference in the VT s of the underlap and overlap FETs should be consistent with 
the interface and adsorbate trap densities. However, the threshold voltage difference 
obtained from these trap densities is significantly lower than the measured value. The 
threshold voltage difference (∆𝑉𝑇
𝑂𝑈) can be computed using, 
𝛥𝑉𝑇
𝑂𝑈 = 𝑉𝑇𝑂,FS − 𝑉𝑇𝑈,FS =  𝛥𝑉𝑇,𝑖𝑛𝑡𝑒𝑟𝑓𝑎𝑐𝑒 𝑐ℎ𝑎𝑟𝑔𝑒 + 𝛥𝑉𝑇,𝑑𝑒𝑝𝑙𝑒𝑡𝑖𝑜𝑛 𝑐ℎ𝑎𝑟𝑔𝑒 +  𝛥𝑉𝑇,𝑎𝑑𝑠𝑜𝑟𝑏𝑎𝑡𝑒𝑠            (3) 
where VTO,FS and VTU,FS are the threshold voltages of the overlap and underlap devices during 
FS respectively. ∆VT,interface charge, ∆VT,depletion charge and ∆VT,adsorbates are contributions to ∆𝑉𝑇
𝑂𝑈
 of 
the VT differences due to interface traps, depletion charge and adsorbates respectively. 
Although the depletion charge is the same for both the devices, the difference in Cox values of 
the two devices will result in different threshold voltage contributions. Measurements in 
ambient resulted in a ∆𝑉𝑇
𝑂𝑈
 value of 0.8 V whereas calculations resulted in 0.17 V arising 
primarily only due to ∆VT,depletion charge (∆VT,interface charge and ∆VT,adsorbates are negligible as Cit/Cox 
and Cadsorbates/Cox are nearly the same for both devices, where Cit and Cadsorbates are the 
capacitances associated with interface traps and adsorbates). This difference can be 
explained by the presence of fixed oxide charge in the HfO2 gate dielectric and hence, the 
difference between the threshold voltages of the two devices can be modified as: 
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𝛥𝑉𝑇
𝑂𝑈 = 𝑉𝑇𝑂,FS − 𝑉𝑇𝑈,FS
= 𝛥𝑉𝑇,oxide 𝑐ℎ𝑎𝑟𝑔𝑒 +  𝛥𝑉𝑇,𝑖𝑛𝑡𝑒𝑟𝑓𝑎𝑐𝑒 𝑐ℎ𝑎𝑟𝑔𝑒 + 𝑉𝑇,𝑑𝑒𝑝𝑙𝑒𝑡𝑖𝑜𝑛 𝑐ℎ𝑎𝑟𝑔𝑒 +  𝛥𝑉𝑇,𝑎𝑑𝑠𝑜𝑟𝑏𝑎𝑡𝑒𝑠        (4) 
where ∆VT,oxide charge is the difference in VT s of the two devices due to fixed oxide traps. Using 
the above equation and assuming the same oxide trap density in both devices, the oxide trap 
density is calculated as 1.36×1013 /cm2. 
To further understand the trap contributions to ∆𝑉𝑇
𝑂𝑈
 and the anti-clockwise hysteresis 
behavior, transfer characteristics of the underlap and overlap devices were measured at 
higher temperatures (45  ͦC and 65  ͦC). Figures 5a and 5b show the transfer characteristics 
 
Figure 5: Transfer characteristics (linear and log plots) at VD = 0.5 V for the (a) overlap and 
(b) underlap FETs measured at three different temperatures in ambient conditions at a 
sweep rate of 0.625 V/sec. (c) Threshold voltage calculated for both forward and reverse 
sweeps (∆VT,O = VTO,FS - VTO,RS, ∆VT,U = VTU,FS - VTU,RS) plotted for varying temperature, shows an 
increase in clockwise hysteresis at higher temperatures. (d) ∆ID/ID,FS (calculated at VG = 2.5 
V) and SS for an underlap device plotted for varying temperature. 
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(log and linear plots) at three temperatures (25  Cͦ (RT), 45  ͦC and 65  ͦC) in ambient at a sweep 
rate of 0.625 V/sec. As the temperature is increased, we observe (i) an increase in the 
clockwise hysteresis width of both devices since, (ii) the FS shifts more to the left (lower VG) 
with the RS being nearly constant in both devices (shown in Fig. 5c), leading to, (iii) a 
decrease in the anti-clockwise hysteresis of the underlap device, as shown in Fig. 5d where 
∆ID/ID,FS reduces with temperature. Adsorbates are likely not responsible for the left shift in 
FS at higher temperatures since previous studies have shown a reduction in clockwise 
hysteresis with increase in temperature due to loss of adsorbates at high temperatures.18 
Interface trap induced hysteresis, on the other hand, is expected to increase with 
temperature due to enhanced trapping and de-trapping of interface traps.41 This increase in 
interface trap contribution, as also seen in the increase in the subthreshold slope with 
temperature in Fig. 5d, can explain the significant left shift of the FS transfer curves with 
temperature. However, the RS does not shift significantly for both devices and hence, not 
only the CW (ACW) hysteresis increases (decreases) but the difference between the reverse 
sweep VTs of the underlap and overlap device also remains constant at all three 
temperatures. This constant difference in RS VTs is indicative of a fixed oxide trap density of 
1.36×1013 /cm2 (same as extracted from ∆𝑉𝑇
𝑂𝑈
 at RT for forward sweep) which are thermally 
inactive even at a temperature of 65  ͦC. The oxide trap density, being lower than the interface 
trap density and inactive even at 65  Cͦ explains the presence of clockwise hysteresis at all 
three temperatures. Table 2 summarizes the measurements carried out on both FETs for this 
study. 
Table 2: Summary of the measurements done for overlap and underlap FETs. 
Measurement Conditions Overlap Underlap 
ID-VG (0.625 V/sec) for VD = 0.1-0.7 V √ √ 
Ambient √ √ 
Vacuum √ √ 
Step size variation (0.154 V/sec to 3.33 V/sec) √ √ 
Temperature variation (25, 45, 65  Cͦ) √ √ 
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Conclusion 
This work demonstrates a bottom gate underlap few-layer MoS2 field effect transistor with 
room temperature clockwise hysteresis at lower gate voltages and anti-clockwise hysteresis 
at higher gate voltages. The ACW hysteresis width is tunable with the drain voltage, the 
underlap length and temperature, indicative of an interface trap induced hysteresis 
mechanism in the underlap FET at room temperature. By analysing electrical parameters 
such as hysteresis widths, subthreshold slopes and VT differences for both underlap and 
overlap devices in vacuum and ambient conditions, and at RT and high temperatures (45  ͦC 
and 65  ͦC), the contribution of each type of trap viz. adsorbates, traps at the MoS2/HfO2 
interface and oxide traps, can be segregated. The underlap device architecture is highly 
promising for memory applications given a two fold advantage over previous studies: first 
the tunability of anti-clockwise hysteresis and its crossover with varying drain bias can 
enable read/write operations and second, the presence of hysteresis crossover at room 
temperature can lead to lower thermal budget and more reliable memories. 
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S1: Transfer Characteristics of Underlap FET in Ambient Conditions 
 
Figure S1: Transfer characteristics (linear and log plots) at VD = 0.5 V for the underlap FET in 
ambient conditions for different sweep rates at room temperature. 
 
S2: Extraction Methodology for Interface Trap Density 
Transistor subthreshold current is given by1,2, 
𝐼𝐷 =  𝐼0e
(
𝑞𝑉G𝑆
𝑛𝑘𝑇
) [ 1 − e(
−𝑞𝑚𝑉𝐷𝑆
𝑛𝑘𝑇
)]                                                    (1) 
𝐼𝐷 =  𝐼𝑀 [ 1 − e
(
−𝑞𝑚𝑉𝐷𝑆
𝑛𝑘𝑇
)]                                                          (2) 
where 
𝐼𝑀 = 𝐼0e
(
𝑞𝑉G𝑆
𝑛𝑘𝑇
)                                                                        (3) 
𝑛 = 1 +
𝐶𝐷 +  𝐶𝑖𝑡
𝐶𝑜𝑥
                                                                    (4) 
𝑚 = 1 +
𝐶𝐷
𝐶𝑜𝑥
                                                                         (5) 
I0 is the characteristic current that defines the current leaking through the channel, VGS and 
VDS are the gate-to-source and drain-to-source voltages, same as VG and VD with source 
grounded, k is Boltzmann’s constant, T is the temperature, CD is the depletion capacitance per 
22 
unit area and Cit is the interface capacitance per unit area. Extracted subthreshold slope from 
the transfer characteristics for both the devices can be used to obtain n using the equation, 
𝑛 =
𝑆𝑞
𝑘𝑇
                                                                                  (6) 
m can then be calculated using, 
𝑚 =  
𝑘𝑇
𝑞
𝑑
𝑑𝑉𝐷𝑆
[𝑙𝑛 (1 −
𝐼𝐷
𝐼𝑀
)
−1
] × 𝑛                                                     (7) 
Finally, the interface traps density can be calculated using the equation: 
𝐷𝑖𝑡 =  
𝐶𝑖𝑡
𝑞
=
𝐶𝑜𝑥
𝑞
 (𝑛 − 𝑚)                                                            (8) 
 
Figure S2: ln(1–ID/IM)−1 vs VD for (a) overlap and (b) underlap FETs at different gate voltages 
in the subthreshold region. (c) Subthreshold slope plotted for both devices under vacuum 
and ambient conditions. 
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